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Characterization o f  a metal-oxide-semiconductor field effect transistor incorporating 
dielectric pocket (DP) for suppression o f  short-channel effect (SCE) is demonstrated by 
using 2D  numerical simulation. An analysis o f  120 nm and 50 nm channel length (Lg) with 
DP incorporated between the channel and source/drain has been done successfully. The DP 
has suppressed short channel effect (SCE) without the needs o f  increasing the channel 
doping profile. With uniform doping o f  1017 cm'3 and 10zo c m 3 for channel and 
source/drain region respectively, a reduction o f  2.5 decades o f leakage current (1 0 f f ) was 
obtained in MOSFET with DP without altering the drive current (I0n) for 120 nm channel 
length. A very low leakage current o f  0.002 pA/fim is obtained for DP device with drain 
voltage (Vds) o f  0.3 V and increase to 18 pA/nm with Vos = 1-0V for 120 nm Lg. This 
obtained with drive current o f  0.5 mA and 5 mA respectively. Meanwhile, with Lg = 50 nm, 
700 nA/^im leakage current and 1 mA/|±m drive current was observed. With the same 
doping profiles, a reduction o f  1.4 decades o f  I0 ff was shown by the incorporation o f  DP 
for Lg = 50 nm. Thus, the incorporation o f  DP will enhance the electrical performance and 
give a very good control o f  the SCE for scaling the MOSFET in nanometer regime for 
future development o f  nanoelectronics product.
I. INTRODUCTION
MOSFETs device have been scaled down 
aggressively over the past few decades in order to 
achieve increased circuit density (more circuit functions 
in a given silicon area) and higher performance (higher 
switching speed, lower power dissipation, etc). 
However, continued scaling faces challenges such as 
lithography, doping fluctuations and short channel 
effects (SCE) [1]. Recently, in deep submicron CMOS 
technology, pocket implementation [2-9] appears to be a 
commonly used strategy for suppressing SCE. However, 
many problems such as increased o f  the body factor and 
junction capacitance as w ell as junction leakage current 
[10]. In addition, high channel doping increases the 
avalanche breakdown at the drain/substrate junction. The 
incorporation o f  an oxide layer (called dielectric pocket) 
between source/drain and body suppressed SCE and 
allows the threshold voltage and the performance o f  the 
device to be optimized [11]. Unfortunately, the study on 
incorporation o f  DP was only made with the gate length 
down to 120 nm.
In this paper, characterization o f  a metal-oxide- 
semiconductor field effect transistor incorporating 
dielectric pocket (DP) for suppression o f  short-channel 
effect (SCE) is demonstrated by using 2D  numerical 
simulation. An analysis o f  120 nm and 50 nm channel 
length (Lg) with DP incorporated between the channel 
and source/drain has been done successfully. The DP has 
suppressed short channel effect (SCE) without the needs 
o f increasing the channel doping profile. With uniform 
doping o f  10'7 cm'3 and 1020 cm'3 for channel and 
source/drain region respectively, a reduction o f  2.5
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decades o f  leakage current ( Io f f )  was obtained in 
MOSFET with DP without altering the drive current 
( I 0N)  for 120 nm channel length. A  very low leakage 
current o f 0.002 pA/^m is obtained for DP device with 
drain voltage (VDS) o f  0.1 V  and increase to 18 pA/^m 
with VDS = 1.0 V  for 120 nm Lg. This obtained with 
drive current o f  0.5 mA and 5 mA respectively. 
Meanwhile, with Lg = 50 nm, 700  nA/^m leakage 
current and 1 mA/^m drive current was observed. With 
the same doping profiles, a reduction o f  1.4 decades of 
Io ff was shown by the incorporation o f DP for 
Lg = 50 nm. Thus, the incorporation o f  DP will enhance 
the electrical performance and give a very good control 
o f  the SCE for scaling the MOSFET in nanometer 
regime for future development o f  nanoelectronics 
product.
II. DEVICE STRUCTUR E AND MODELING
The device structure is design and simulated using
o t r  \  r  k  r ^ r \  (  a  t t  a  0 \  n o o l / o r r o  P i a  1 c h n u / Q  t h p
V  \ r \  1  j ^ n j j  J U H V I W I V  p u v n u ^ v ,  .  4 ^ , .  * ~
simulated device structure with all the dimension of 
respective region is explicitly shown. The device 
consists o f  a silicon semiconductor substrate with 
uniform boron doping o f  1017 cm'3 on which a thin layer 
o f  insulting oxide (S i0 2) o f  thickness tov = 2 nm is 
grown. A conducting layer called the polysilicon gate 
electrode is deposited on top o f the oxide. The gate is 
heavily doped with phosphorus o f  1020 c m '. Two 
heavily phosphorus doped o f  1020 cm'3 regions with 
depth Xj = 100 nm, called the source and the drain are 
formed in the substrate on either side o f  the gate. The
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source and the drain regions overlap slightly with the 
gate. The channel length region o f  50 nm and 120 nm 
are designed for an analysis o f  their characteristics. The 
height and width o f the dielectric pockets are 70 nm and 
20 nm, respectively. A heavily dense mesh is needed in 
critical regions such as channel, DP area and gate oxide 
for accurate characterization o f  the device.
The inversion layer mobility model from Lombardi
[12] was employed for its dependency on the transverse 
field (i.e. field in the direction perpendicular E± to the 
S i/S i02 interface o f  the MOSFET) and through velocity 
saturation at high longitudinal field (i.e. field in the 
direction from source-to drain parallel E to the Si/SiC^ 
interface) combined with SRH (Shockiey-Read-Hal! 
Recombination) with fixed carrier lifetimes models {12]. 
This recombination model was selected since its take 
into account the phonon transitions effect due to the 
presence o f a trap (or defect) within the forbidden gap o f  
the semiconductor. An interface fixed oxide charge o f 
3 x I0 '°  Coulomb is assumed with the used o f  n-type 
Polysilicon gate contact for the device. The Drift- 
Diffusion transport [12] model with simplified 
Boltzmann carrier statistics [12] is employed for 
numerical computation of the design device.
II. ELECTRICAL CHARACTERIZATION
The combination o f  Gummel and Newton numerical 
methods [12] was employed for a better initial guess in
solving quantities for obtaining a convergence o f  the 
device structure. Figs. 2 and-3 show the current-voltage 
(Id ~ VGS) characteristics and subthreshold curves for 
NMOS device o f  channel length Lg = 50 nm with the 
comparison between with and without DP. In Fig. 2, the 
VT is increased in magnitude with an incorporation of 
DP. As summarized in Table I, with Lg = 50 nm and 
Vds = 0.1 V, V f is increase to -0 .17  V while VT 
increase to -0.63 V when VDS = 1.0 V. The lower value 
o f VT was obtained due to the lower body or channel 
doping of 10i; cm'3 and high S/D doping o f  1020 cm'3. 
Thus, the channel was created with the small value of 
VGS- With the DP existed between S/D regions, the SCE 
is controllable and the device was behaving more to 
NMOS rather than PMOS for channel length o f  50 nm.
In the off-state operation mode the transistor show a 
drain leakage current I q f f  which is independent o f the 
gate voltage, but increases with increasing drain voltage 
as depicted in Fig. 3. With DP incorporation, a very low 
off-state leakage current Ioff = 6.74 * 10‘7 A/^im and 
good drive current 1Dn o f  9.82 * lO’4 A/nm taken at 
VDS= 0.1 V was explicitly shown. Its increase to 
9.98 x 10'5 A/jim in I0 f f  and 4.8 * IQ'3 in Ion when 
taken at V[>s 5=5 1.0 V. Thanks to dielectric pockets, the 
off-state current can be significantly reduced by 0.5 
decades for Vds = 1-0 V and increases to 1.4 decades for 
VDS ~ 0.1 V. The reduction in the SCEs in the devices 
with dielectric pockets explains the difference in the 
threshold voltages o f measured short-channel devices.
Dielectric Pocket
p-substrate
FIG. I. Schematic structure o f  NMOS device with dielectric pocket.
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. 2. C urrent-voltage (ID vs V GS) characteristic  o f  NMOS incorporating DP with Le -  50 nm
^BLE I. C haracterization o f  NMOS incorporating DP w ith Lg -  50 nm.
NMOS L* VdS 2 72e-5 1 Ote-3
W ith o u t D P  50 n m  0.1 - •  • 9 g 2 e  4
W i,hD P °„nm ? o  0 92 5 59e-4 5.25e-3Without DP 50 nm 1.0 ^
With DP 50 nm 1.0 ---------------4 J * 3 _
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Hi. DEVICE ANALYSIS
Further analysis on the NMOS incorporating DP 
was done by comparing between channel length, 
L., =: 50 nm and Ly = 120 nm taken at VDS = 0.1 V. By 
applying the same mobility and recombination model 
with different channcl length, the resulted o f current- 
voltage characteristic (Fig. 4) and subthreshold 
characteristics (Fig. 5) of NMOS incorporating DP is 
summarized in Table II. With VDS = 0.1 V, V f is 
increase to -0 .17  V when Lu = 50 nm while V r increase 
to - 0.06 V when L„ = 120 nm. The incorporation o f DP 
is observed more critically needed for 50 nm compared 
to 120 nm MOSFETs. In other words, for scaling the 
channel length beyond the nanometer regime, the DP is 
essential for controlling the aggravated o f SCE and 
setting properly the VT with lower channel doping [13].
Fig. 5 shows a subthreshold characteristics o f 
NMOS incorporating DP with La = 50 nm and 120 nm
taken at V[>s = 0.1 V. A low off-state leakage current 
was observed for both cases with the incorporation o f 
DP. However, a reduction o f 1.4 decades was observed 
for 50 nm device and increased to 2,5 decades for 
120 nm as compared to non DP device. Even though the 
reduction is more severe for 120 nm device, the 
reduction o f  1.4 decades in 50 nm device is consider 
high enough since as the gate length reduce the SCE is 
aggravated and the reversed biased drain-substrate diode 
current is increased (the origin o f leakage current I 0 f f ) -  
Consequentlv, with the lower doping levels, the mobility 
o f electrons and holes is also increased and finally the 
leakage currents increase sharply. This phenomenon is 
observed critically for deep submicron device. 
Therefore, with the incorporation o f  DP between source 
and drain regions, the carriers mobility can be decreased 
so as the decreased o f  leakage currents.
Gate Voltage (V)
FIG. 4. Current-voltage UDvs VGS) characteristic of NMOS incorporating DP with Lg= 50 nm and 120 nm taken at VDS 0.1 V. 
TABLE II. Characterization of NMOS incorporating DP with L„ 50 nm and 120 nm taken at VDS = 0.1 V.
NMOS VDS VT Iqff Ion
Without DP 50 nm 0.1 -0.24 2.72e~5 1.08e-3
With DP 50 nm 0.1 -0.17 6.74e-7 9.82e-4
Without DP 120 nm 0.1 -0.08 7.71e-13 8.03e-4
With DP 120 nm 0.1 -0.06 1.76c-15 6.67e-4
96
A  Mai.. Vol. 28, No. 3&4, 2007 Zuf Atfyi Fauzan M. N. et al.
■IG. 5. Subthreshold curves of NMOS incorporating DP with Lg = 50 nm and 120 nm taken at VDS 0.1 V.
V. CONCLUSIONS
For the first time the analysis o f  a 50 nm MOSFET 
.vith DP incorporated between source and drain regions 
has been successfully done using commercial ATLAS 
TCAD tools. By employing the inversion layer mobility 
model from Lombardi combined with SRH (Shockley- 
Read-Hall Recombination) with fixed carrier lifetimes 
models; a detailed investigation on the MOSFET with 
DP performance was successfully done. The DP has 
suppressed short channel effect (SCE) without the needs 
of increasing the channel doping profile. With the gate 
length of 50 nm, oxide thickness, t ^  = 2 nm and uniform 
doping o f !0n cm'3 and 1020 cm'3 for channel and 
source/drain region respectively, a reduction o f  leakage 
current I0 ff from 2.72 * I O'5 to 6.74  * 10'7 A/pm was 
obtained in MOSFET with DP with a small changes o f 
the drive current compared with non-DP devices. Thus, 
the off-state current can be significantly reduced by 0.5 
decades for VDs = 1.0 V and increases to 1.4 decades for 
VDS = 0.1 V. However, a reduction o f  1.4 decades was 
observed for 50 nm device and increased to 2.5 decades 
for 120 nm as compared to non DP device due to 
aggravated of SCE is and an increased o f the reversed 
biased drain-substrate diode current.
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